INTRODUCTION
The synchronization of SLC accelerator control and monitoring functions is realized by a CAMAC module, the PDU II (Programmable Delay Unit II, SLAC 253-002), which includes a semi-custom gate array integrated circuit. The PDU II distributes 16 channels of independently programmable delayed pulses to other modules within the same CAMAC crate. The delays are programmable in increments of 8.4 ns. Functional descriptions of both the module and the semi-custom integrated circuit used to generate the output pulses are given.
PDU II DESCRIPTION
The module provides 16 Fig. 3 . Buffers on the chip distribute the 119MHz waveform received from the FIDO as a CLOCK directly to the upper backplane. A RESET pulse, derived from the detected fiducial, is used to reset the 20 bit pseudo-synchronous counter, and to reset the output flip-flops. TIMEOUT All ECAC inputs and outputs are ECL 10K compatible. No problems have been encountered with any of the prototype or production run parts. Typical current consumption is 1.2 A at -5.2 V, while bench testing revealed that the parts continued to function at voltages as low as -3.8 V. The module takes advantage of this and powers the chips at -4.2 V, lowering the power each ECAC must dissipate to 4.5 W. The total cost of the 400 production parts, including prototype development and non-recurring engineering (NRE) charges, was approximately $275 each.
